

This week

- Microcontroller architecture contd.
- Microcontroller assembly programming

Terminology Test

- Microprocessor vs Microcontroller
- Harvard vs van Neuman architecture

Harvard and von Neumann Architectures

- Harvard Architecture—a type of computer architecture where the instructions (program code) and data are stored in separate memory spaces
 - Example: Intel 8051 architecture
- von Neumann Architecture—another type of computer architecture where the instructions and data are stored in the same memory space
 - Example: Intel x86 architecture (Intel Pentium, AMD Athlon, etc.)


Data Memory (RAM)

• Internal Data Memory space is divided into three sections


- Lower 128
- Upper 128
- Special function register (SFR)

• There are 384 bytes of memory space physically, though the Upper 128 and SFRs share the same addresses from location 80H to FFH.


• Appropriate instructions should be used to access each memory block



Lower 128—Register Banks and RAM



Special Function Registers (SFRs)



Byte Address	Bit Address								
FF									
F0	F7	F6	F5	F4	F3	F2	F1	F0	B
E0	E7	E6	E5	E4	E3	E2	E1	E0	ACC
D0	D7	D6	D5	D4	D3	D2	-	D0	PSW
B8	-	-	-	BC	BB	BA	B9	B8	IP
B0	B7	B6	B5	B4	B3	B2	B1	B0	P3
A8	AF	-	-	AC	AB	AA	A9	A8	IE
A0	A7	A6	A5	A4	A3	A2	A1	A0	P2
99	Not bit-addressable								SBUF
98	9F	9E	9D	9C	9B	9A	99	98	SCON
90	97	96	95	94	93	92	91	90	P1
8D	Not bit-addressable								TH1
8C	Not bit-addressable								TH0
8B	Not bit-addressable								TL1
8A	Not bit-addressable								TL0
89	Not bit-addressable								TMOD
88	8F	8E	8D	8C	8B	8A	89	88	TCON
87	Not bit-addressable								PCON
83	Not bit-addressable								DPH
82	Not bit-addressable								DPL
81	Not bit-addressable								SP
80	87	86	85	84	83	82	81	80	P0

- SFRs provide control and data exchange with the microcontroller's resources and peripherals
- Registers which have their byte addresses ending with 0H or 8H are *byte-* as well as *bit-* addressable
- Some registers are not bit-addressable. These include the stack pointer (SP) and data pointer register (DPTR)

Summary of SFRs

.Accumulator (ACC) and B register

- ACC** (also referred to as **A**) is used implicitly by several instructions
- B** is used implicitly in multiply and divide operations
- These registers are the input/output of the arithmetic and logic unit (ALU)

.Program status word—PSW

- Shows the status of arithmetic and logical operations using multiple bits such as Carry
- Selects the Register Bank (Bank 0 - Bank 3)

.Stack pointer—SP

.Data pointer—DPTR (DPH and DPL)

- 16-bit register used to access external code or data memory

.Timer Registers—TH0, TL0, TH1, TL1, TMOD, TCON

- Used for timing intervals or counting events

.Parallel I/O Port Registers—P0, P1, P2 and P3

.Serial Communication Registers—SBUF and SCON

.Interrupt Management Registers—IP and IE

.Power Control Register—PCON

PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

CY	AC	F0	RS1	RS0	OV	—	P
----	----	----	-----	-----	----	---	---

CY	PSW.7	Carry Flag.
AC	PSW.6	Auxiliary Carry Flag.
F0	PSW.5	Flag 0 available to the user for general purpose.
RS1	PSW.4	Register Bank selector bit 1 (SEE NOTE 1).
RS0	PSW.3	Register Bank selector bit 0 (SEE NOTE 1).
OV	PSW.2	Overflow Flag.
—	PSW.1	User definable flag.
P	PSW.0	Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of '1' bits in the accumulator.

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	Register Bank	Address
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

Whats next !

- Lets use it in more programming exercises !!!